lebueth/UVVM
1
0
Fork 0
mirror of https://github.com/UVVM/UVVM.git synced 2026-02-15 00:16:06 +00:00
Code Issues Projects Releases Packages Wiki Activity
UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of FPGA and ASIC – resulting also in significant quality improvement. Community forum: https://forum.uvvm.org/ UVVM.org: https://uvvm.org/ https://uvvm.github.io/
3,087 commits 1 branch 117 tags 708 MiB
  • VHDL 91.9%
  • Python 4.7%
  • Stata 2.8%
  • Shell 0.4%
Find a file
Exact
UVVM f7377370cb Update documentation (html gen)
2026-02-14 10:37:23 +00:00
.github/workflows Update GitHub Actions to use token format for pushes 2025-12-01 08:03:09 +01:00
.sigasi Merge pull request #284 from lievenlemiengre/master 2025-10-01 08:54:31 +02:00
_supplementary_doc Updated to UVVM v2 2025.09.17 - Please see CHANGES.TXT for details. 2025-09-17 10:03:45 +02:00
bitvis_irqc Updated to UVVM v2 2026.02.14 - Please see CHANGES.TXT for details 2026-02-14 11:36:01 +01:00
bitvis_uart Updated to UVVM v2 2026.02.14 - Please see CHANGES.TXT for details 2026-02-14 11:36:01 +01:00
bitvis_vip_avalon_mm Updated to UVVM v2 2026.02.14 - Please see CHANGES.TXT for details 2026-02-14 11:36:01 +01:00
bitvis_vip_avalon_st Updated to UVVM v2 2026.02.14 - Please see CHANGES.TXT for details 2026-02-14 11:36:01 +01:00
bitvis_vip_axi Updated to UVVM v2 2026.02.14 - Please see CHANGES.TXT for details 2026-02-14 11:36:01 +01:00
bitvis_vip_axilite Updated to UVVM v2 2026.02.14 - Please see CHANGES.TXT for details 2026-02-14 11:36:01 +01:00
bitvis_vip_axistream Updated to UVVM v2 2026.02.14 - Please see CHANGES.TXT for details 2026-02-14 11:36:01 +01:00
bitvis_vip_clock_generator Updated to UVVM v2 2026.02.14 - Please see CHANGES.TXT for details 2026-02-14 11:36:01 +01:00
bitvis_vip_error_injection Updated to UVVM v2 2026.02.14 - Please see CHANGES.TXT for details 2026-02-14 11:36:01 +01:00
bitvis_vip_ethernet Updated to UVVM v2 2026.02.14 - Please see CHANGES.TXT for details 2026-02-14 11:36:01 +01:00
bitvis_vip_gmii Updated to UVVM v2 2026.02.14 - Please see CHANGES.TXT for details 2026-02-14 11:36:01 +01:00
bitvis_vip_gpio Updated to UVVM v2 2026.02.14 - Please see CHANGES.TXT for details 2026-02-14 11:36:01 +01:00
bitvis_vip_hvvc_to_vvc_bridge Updated to UVVM v2 2026.02.14 - Please see CHANGES.TXT for details 2026-02-14 11:36:01 +01:00
bitvis_vip_i2c Updated to UVVM v2 2026.02.14 - Please see CHANGES.TXT for details 2026-02-14 11:36:01 +01:00
bitvis_vip_rgmii Updated to UVVM v2 2026.02.14 - Please see CHANGES.TXT for details 2026-02-14 11:36:01 +01:00
bitvis_vip_sbi Updated to UVVM v2 2026.02.14 - Please see CHANGES.TXT for details 2026-02-14 11:36:01 +01:00
bitvis_vip_scoreboard Updated to UVVM v2 2026.02.14 - Please see CHANGES.TXT for details 2026-02-14 11:36:01 +01:00
bitvis_vip_spec_cov Updated to UVVM v2 2026.02.14 - Please see CHANGES.TXT for details 2026-02-14 11:36:01 +01:00
bitvis_vip_spi Updated to UVVM v2 2026.02.14 - Please see CHANGES.TXT for details 2026-02-14 11:36:01 +01:00
bitvis_vip_uart Updated to UVVM v2 2026.02.14 - Please see CHANGES.TXT for details 2026-02-14 11:36:01 +01:00
bitvis_vip_wishbone Updated to UVVM v2 2026.02.14 - Please see CHANGES.TXT for details 2026-02-14 11:36:01 +01:00
doc Update documentation (html gen) 2026-02-14 10:37:23 +00:00
external_vip_apb Updated to UVVM v2 2026.02.14 - Please see CHANGES.TXT for details 2026-02-14 11:36:01 +01:00
misc Updated to UVVM v2 2026.02.14 - Please see CHANGES.TXT for details 2026-02-14 11:36:01 +01:00
release Updated to UVVM v2 2026.02.14 - Please see CHANGES.TXT for details 2026-02-14 11:36:01 +01:00
script Updated to UVVM v2 2026.02.14 - Please see CHANGES.TXT for details 2026-02-14 11:36:01 +01:00
uvvm_assertions Updated to UVVM v2 2026.02.14 - Please see CHANGES.TXT for details 2026-02-14 11:36:01 +01:00
uvvm_util Updated to UVVM v2 2026.02.14 - Please see CHANGES.TXT for details 2026-02-14 11:36:01 +01:00
uvvm_vvc_framework Updated to UVVM v2 2026.02.14 - Please see CHANGES.TXT for details 2026-02-14 11:36:01 +01:00
.gitignore Updated to UVVM v2 2026.02.14 - Please see CHANGES.TXT for details 2026-02-14 11:36:01 +01:00
CHANGES.TXT Updated to UVVM v2 2026.02.14 - Please see CHANGES.TXT for details 2026-02-14 11:36:01 +01:00
LICENSE Ran license_change_util.pl on this repository (from mk_perl_utils repository) 2020-03-02 12:45:21 +01:00
README.md Updated to UVVM v2 2025.09.17 - Please see CHANGES.TXT for details. 2025-09-17 10:03:45 +02:00
versions.txt Updated to UVVM v2 2026.02.14 - Please see CHANGES.TXT for details 2026-02-14 11:36:01 +01:00
vhdl_ls.toml Updated to UVVM v2 2026.02.14 - Please see CHANGES.TXT for details 2026-02-14 11:36:01 +01:00

README.md

UVVM

UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for making very structured VHDL-based testbenches.

Overview, Readability, Maintainability, Extensibility and Reuse are all vital for FPGA development efficiency and quality. UVVM VVC (VHDL Verification Component) Framework was released in 2016 to handle exactly these aspects.

UVVM consists currently of the following elements:

For information on how to get started, see Getting Started.

For frequently asked questions, see FAQ.

The complete UVVM documentation can be found on https://uvvm.github.io.